



*CPL*

*ICs FOR LASERS*

## **USING THE AD9661A EVALUATION BOARD**

### **Introduction**

The AD9661A evaluation board is comprised of two printed circuit boards. The Laser Diode Driver (LDD) Resource board is both a digital pattern generator and an analog reference generator (see LDD Resource Board Block Diagram). The board is controlled by an IBM compatible personal computer through a standard printer cable. The resource board interfaces to the AD9661A Evaluation Board, which contains the AD9661A, a level shift circuit for the analog input, and a socket for an N type laser diode. A dummy load circuit for the laser diode is included for evaluation. Power for all the boards is provided through the banana jacks on the AD9661A Eval board. These should be connected to a linear, +5V power supply. Schematics for the LDD Resource board, AD9661A Eval board, and Dummy Load are included, along with a bill of material and layout information.

### **Plugging the boards together**

The LDD Resource board and AD9661A Eval board are normally plugged together for shipment. If they become separated for any reason, the user may plug them together. The LDD Resource board sits on top of the AD9661A Eval board; line up the 20 pin headers. Four SMB connectors also plug together once the 20 pin headers are aligned. It is best to have power supplies off during this operation.

### **PC Requirements**

The AD9661A evaluation board requires an IBM compatible personal computer with the following:

1. Windows version 3.1 software.
2. Standard parallel printer port.
3. A Mouse.

The printer cable should be removed from any printer (or other device) and plugged into the Centronics connector on the LDD Resource board (P1) before running any software for the board. The control software will use the LPT1 printer port address by default. To change the address, click the "Change Port Address" button with the mouse and select the appropriate address.

**\*\* Warning \*\*** Some printer cables may not have all 25 pins connected to the Centronics connector. Such cables should not be used for controlling the LDD Resource board.


## Software Control

The LDD Resource board is controlled through a standard printer cable. Installation of the software is simple. Insert the 3.5" diskette labeled "AD9661A Demo Software" into the PC's floppy disk drive. From the Windows File Manager choose FILE / RUN. In the command line type "B:\SETUP" (assuming the floppy drive is drive B). The software will install the control software on the computer's hard drive, and place a Group called "AD9661A", and an icon called "AD9661A" in Program Manager.

*NOTE:* The installation software assumes there is a file called "VBRUN300.DLL" in the windows \SYSTEM directory. If there is not, the installation software will generate an error message and terminate. If this occurs, copy the file from the "AD9661A Demo Software" floppy into the windows \system directory. The software should then install properly.

Once the software is installed on the hard drive, double click the AD9661A icon to start the control software. The LDD Resource boards and the AD9661A Eval board should be attached to the PC's printer cable and the power supply to the AD9661A Eval board (+5V) active before the software is initiated. When the software is running, all commands are mouse driven.

The analog reference circuit on the LDD Resource Board provides two buffered 8 bit DACs. The two DACs provide two ways to set the voltage at the 9661A POWER LEVEL pin. When assembled, the board is configured to drive POWER LEVEL with the 9661A's on-board level shift circuit. The DAC output (0V to 2.55V) is attenuated by resistors to the range (0 to 1.6V). This voltage is applied to LEVEL SHIFT IN (pin 4). The 9661A adds  $V_{REF}$  to  $V_{LEVEL\ SHIFT\ IN}$ , so that  $V_{LEVEL\ SHIFT\ OUT} = (V_{LEVEL\ SHIFT\ IN} + V_{REF})$ . Since LEVEL SHIFT OUT is tied to POWER LEVEL, this gives  $V_{POWER\ LEVEL}$  in the range ' $V_{REF}$ ' to ' $V_{REF} + 1.6V$ '.



### AD9661A Evaluation Board Control Software

In this configuration, the wire-hole labeled "LOUT" is tied to the wire-hole "PLEV". The external op-amp (U2) and associated components (R10 - R13, C5) are unnecessary. When the demonstration software is launched, the DAC output is set to 0.25V (which provides a  $V_{\text{POWER LEVEL}}$  of 0.16V). The user may adjust the DAC voltage up or down by clicking the arrows on the scroll bar.

The evaluation board may be altered so that an external op-amp circuit drives POWER LEVEL (pin 12). The op-amp circuit is functionally the same as the on-chip level shift described above: given a voltage in the range (0 to 1.6V), its output ranges from ( $V_{\text{REF}}$  to  $V_{\text{REF}} + 1.6\text{V}$ ). When using the external level shift, the 9661A's on-board level shift circuit is not used.

To drive POWER LEVEL with the external op-amp, make the following modifications:

- 1) Cut or remove the wire connecting the wire-holes LOUT and PLEV.
- 2) Connect the wire-hole OPOUT to PLEV.
- 3) Install the following components: U2, C5, R10-R13. See the schematic for details. Use ADOP191 or similar op-amp for U2.

After launching the demonstration software, the user must select the second DAC by clicking on the small square check box labeled "EXTERNAL level shift circuit". A warning will appear, telling the user about the required modifications. Click "OK" to continue.

The digital pattern generator copies patterns (from files named \*.61A) into the 32K x 16 SRAM memory, and reads them out to the Eval board's interface for the AD9661A's DISABLE,  $\overline{\text{CAL}}$ , PULSE1 and  $\overline{\text{PULSE2}}$  pin connections. The PULSE1 pattern's pulse width is modulated on the LDD Resource Board by the AD9560. Contact Applications Engineering for more information.

The pattern generator can store patterns of up to 800 $\mu$ s with the on board 40MHz clock providing 25ns intervals. All signals have a minimum pulse width of 25ns (one clock period), except PULSE1, whose pulse width is controlled by the AD9560, and may be as low as 2ns.

Six standard patterns are shipped with the software for evaluation. They are:

1. SCAN50.61A
2. SCAN50D.61A
3. SCANP2D.61A
4. SCANMIX.61A
5. SCANCNT.61A
6. CAL.61A

CAL.61A is a static pattern with  $\overline{\text{CAL}}$  and DISABLE LOW, and with PULSE1 and  $\overline{\text{PULSE2}}$  high. It is intended to allow the user to measure output power from a laser diode, or to adjust the feedback resistor of the AD9661A (see below). All other patterns are dynamic, and are documented on pages x-x. Loading the patterns is done by clicking the mouse on one of the file names in the "PATTERN SELECTION MENU". This will bring up a new dialog box prompting the user to verify the selection. This list will contain the six patterns discussed above, along with any custom patterns added to the software. Custom patterns should be requested through Applications Engineering, and are usually generated within 24 hours of a request.

Once a pattern is selected, the software will load the SRAM; this may take several minutes depending on the size of the pattern and speed of the PC. The software will also verify the pattern to detect errors, if errors cannot be corrected by the software, a message box will prompt the user to contact Applications Engineering. The user should check that the port address is correct, the printer cable is connected, and that the power supply is on as these are the most frequent problems in loading patterns.

When the control software is first run, the LDD Resource board keeps the control signals in a safe state:

DISABLE = HIGH  
PULSE1 = LOW  
PULSE2 = HIGH  
 $\overline{\text{CAL}}$  = HIGH

This state remains until a pattern is loaded and initiated by the user clicking the mouse in the "ON" button. The pattern stored in memory is repeated until the user clicks the mouse in the "OFF" button, when the control signals are returned to the safe state.

### **Laser Safe State**


The user may disable the pattern generator to the safe state described above, and return the Power Level DAC levels to 0.25V by clicking the mouse on the "LASER OFF" button.

### **Adjusting the AD9661A's Feedback resistor, $R_{\text{GAIN}}$**


The AD9661A Eval boards are built with a fixed  $R_{\text{GAIN}}$  of 1K $\Omega$  (component R3). Alternatively, the Eval board can be modified to allow an adjustable  $R_{\text{GAIN}}$ . Users wishing to install an adjustable  $R_{\text{GAIN}}$  should contact Applications Engineering for additional assistance.

### **AC performance characterization**

Once the software is running, the user may observe the ac switching characteristics of the AD9661A by probing the output directly when using the dummy load circuit. The TRIGGER output (J2) of the LDD Resource board is helpful in triggering the waveform on an oscilloscope. Laser performance can be characterized by replacing the dummy load with an N type laser, and capturing the laser's light output with a fast external photodiode. Contact applications engineering for more information.



Dummy Load Transfer Function



**Connecting other control signals**

The AD9661A Eval board may be unplugged from the LDD Resource board and used independently. SMB cables and ribbon cables are available from applications engineering. Users should review the schematics of the AD9661A Eval board and the AD9661A preliminary data sheet before interfacing the board to other control signals.

**"ABOUT AD9661A"**

Selecting the "ABOUT AD9661A" button will bring up a window with applications information (how to contact Applications Engineering , etc) and a pinout of the AD9661A.

**Contacting Applications Engineering**

Applications Information is gladly provided by contacting the following:

David Buchanan

David Tesh

email: DAVID.BUCHANAN@ANALOG.COM

or

email: DAVID.TESH@ANALOG.COM

Phone: 910 - 605 - 4252

Phone: 910 - 605 - 4302

Fax: 910 - 605 4332

Fax: 910 - 605 - 4332


Our mailing address is:

Analog Devices  
CPL Team  
7910 Triad Center Drive  
Greensboro, NC 27409

**Attachments:**







1. LDD Resource Board Block Diagram
2. SCAN50.61A pattern description
3. SCAN50D.61A pattern description
4. SCANP2D.61A pattern description
5. SCANMIX.61A pattern description
6. SCANCNT.61A pattern description
7. AD9661A Evaluation Board schematic, layout, bill of materials
8. LDD Resource Board schematic, layout, bill of materials

REV 2.0 2/20/96







SYM	DESCRIPTION	REF	VAL	UNIT



1. OMIT ROPT1, ROPT2, ROPT3, ROPT4.
2. OMIT C2, R2, R4, R5.
3. OMIT R10, R11, R12, R13, C5, U2.
4. TIE LOUT TO PLEU.
5. PLACE PIN SOCKETS FOR U2 AND LD1.



REVISED 6/23/95, RJB/DB

USED ON	ANALOG DEVICES COMPUTER LABS CPL			
CODE IDENT NO. 34031	AD9661A EVAL Board			
REVISION	D	DB	CD	A48398
SHEET	DATE	06/23/95	09/11/94	SHEET 01 OF 1


4	3	2	1	REVISION	D	DB	CD	A48398	REV A
SHEET				DATE	06/23/95	09/11/94	SHEET 01 OF 1		

AD9661A Laser Diode Driver Resource Board Pattern Files

Pattern File: SCAN50.61A

Assumptions: CLOCK OSCILLATOR = 40MHz, HOLD = 0.047uF

Notes: DISABLE always LOW. PWM mode is always Trailing Edge Modulation. Assumes Threshold >25mA.




D9661A Laser Diode Driver Resource Board Pattern Files

Pattern File: SCAN50D.61A

Assumptions: CLOCK OSCILLATOR = 40MHz, CHOLD = 0.047uF

Notes: PWM mode is always Trailing Edge Modulation. Assumes Threshold >25mA.




This pattern demonstrates need for initial calibration.



Pattern File: SCANP2D.61A

Assumptions: CLOCK OSCILLATOR = 40MHz, CHOLD = 0.047uF


Notes: PWM mode is always Trailing Edge Modulation. Assumes Threshold >25mA.




Pattern File: SCANMIX.61A

Assumptions: CLOCK OSCILLATOR = 40MHz, CHOLD = 0.047uF

Notes: DISABLE always LOW. PWM mode is always Trailing Edge Modulation. Assumes Threshold >25mA.





ULSE2 always high (inactive)



Pattern File: SCANCNT.61A


Assumptions: CLOCK OSCILLATOR = 40MHz, CHOLD = 0.047uF

Notes: DISABLE always LOW. PWM mode is always Trailing Edge Modulation. Assumes Threshold >25mA.



Pulse widths increase from (1 x 25/256 ns) to (256 x 25/256 ns).  
Repeat this sequence 70 times.  
 $70 \times 6.4 \mu s = 448 \mu s$


ULSE2 always high (inactive)







ITEM	QTY	STOCK NO.	REFD	DESCRIPTION
20 CATHODE)	1		LD1	LASDION - LASER DIODE (LD: COM ANODE/ PD: COM
21	1		CR1	LED - LIGHT EMITTING DIODE,
22	4		JDIS JPUL JCALB JPULB	SMBPL - SUBMIN SLIDE-ON (MALE) PCB MT PLUG
23	1		R2	SMPOT - SURFACE MOUNT POT ,470
24	4		EH, LOUT PLEV OPOUT	W-HOLE - WIRE HOLE










AD9661A EVAL BOARD  
 48398(A) CPL TEAM



+

+

0 00

0  
0  
0

0 0

+

+